[1]
M. Vetter, “MODEL-BASED SECURITY ANALYSIS OF FPGA DESIGNS THROUGH REINFORCEMENT LEARNING”, Acta Polytech, vol. 59, no. 5, pp. 518–526, Nov. 2019, doi: 10.14311/AP.2019.59.0518.