Kubalík, P., and H. Kubátová. “Parity Codes Used for On-Line Testing in FPGA”. Acta Polytechnica, vol. 45, no. 6, Jan. 2005, https://doi.org/10.14311/788.