Kubalík, P., and H. Kubátová. “Parity Codes Used for On-Line Testing in FPGA”. Acta Polytechnica 45, no. 6 (January 6, 2005). Accessed May 15, 2025. https://ojst.is.cvut.cz/ojs/index.php/ap/article/view/788.